Search

This short article describes a method to separate a wafer into photonic chips or dice, using dry etching and backside grinding. This method enables smooth chip facets that are advantageous for edge coupling with fibers or other chips.

This work was presented at the Nanofabrication Photonics Online Meetup, 16-18 May 2021. Template-assisted selective epitaxy enables the local integration of group III-V semiconductors on Si with high material quality for nanophotonic applications. Here we demonstrate evidence of room temperature lasing at 1530 nm for a monolithically integrated InGaAs whispering gallery mode cavity on Si with a thickness of 300 nm and a diameter of 1.5 µm. These devices can potentially be scaled down further ...

Thin silicon nitride nanomembranes are attracting growing attention following a novel fabrication method which consists in patterning them with a phononic crystal. In engineering the vibrational mode profile, the dominant mechanisms of loss, radiation loss and intrinsic material loss, are simultaneously addressed and mitigated. The fabrication method employed by the optomechanics group at the Laboratoire Kastler Brossel is here presented, only employing basic lithography techniques and wet etching processes.

This is a method to improve the quality of lithography - in particular electron beam lithography (EBL). During an EBL exposure the electrons undergo different scattering processes. One scattering process that plays an important role is the back scattering of the electrons from the substrate or different stacks of thin film present in the exposure stack. As a result the actual dose that the resist sees is quite different that the original exposure dose. This ...

A fabrication method for large-area, high-stress LPCVD \mathrm{Si_3N_4} membranes is presented. These devices can be used as mechanical resonators with very low dissipation, exploiting dissipation dilution. A phononic crystal pattern allows to work with a high-order localized mode, shielded from acoustic radiation in the substrate. The procedure is amenable to most research clean rooms, requiring conventional lithography techniques and wet etching in KOH for device undercut.